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I. INTRODUCTION
A UTOMATIC gain control (AGC) amplifiers are extensively used in modern communication and signal processing systems, ranging from mm-wave imaging, local area networking (LAN), and wide dynamic range optical receivers [1] , [2] . Other scenarios for using AGC amplifiers instead of simple limiting amplifiers are jitter compensation through linear mode operation of equalizers, decision circuits with relaxed dynamic range and sensitivity optimization using automatic threshold adjustment [1] - [3] . Fig. 1(a) shows examples of various postprocessing techniques that can be applied in an optical receiver to compensate for fiber dispersion and intersymbol interference (ISI). Due to the high input referred noise of the postprocessing circuitry and the limited gain of the transimpedance amplifier (TIA), a gain block after the TIA is often necessary [1] . Moreover, the strict linearity constraint of these circuits coupled with the variation in input power and front-end gain mandate the use of an automatic gain control (AGC) circuit as shown in Fig. 1(a) . An eminent application is the multigigabit transmission over 10 Gigabit Ethernet, which requires high-speed, low-cost optical receiver components including an AGC amplifier to optimize noise and linearity simultaneously. A recent work has demonstrated a 10 Gbps AGC circuit using shunt-peaking inductors [1] . However, to keep the die area overhead low and to preclude magnetic crosstalk issues in such systems, an inductorless implementation is proposed in this paper. In addition to the speed requirement for the AGC circuit [ Fig. 1(b) ], a variable gain amplifier (VGA) with a dB-linear gain control is typically required as it ensures the AGC stability for different input conditions and maximum loop bandwidth (BW) for fast signal acquisition [2] . It can be shown that if the VGA gain is controlled linearly within the AGC loop, then the loop gain and therefore, the settling time becomes dependent on the input power. This complicates the system design since the loop behaves differently for different input conditions. Alternatively, if the VGA gain has an exponential relationship with the control signal or displays the so-called "dB-linear" characteristics, then a constant loop gain independent of the input power can be achieved [4] . Although CMOS dB-linear gain control has been demonstrated in previous works using parasitic bipolar junction transistors (BJTs) [1] , subthreshold MOSFETs [5] , or pseudoexponential functions [6] , the above techniques result in higher subthreshold noise, lower speed, or reduced control range due to the deviation from the square-law characteristics in submicron technologies.
In this work, the design and experimental results of a 10 Gb/s inductorless automatic gain amplifier implemented in 130 nm CMOS technology are presented. A third-order interleaved transimpedance load is utilized to decrease the effective impedance seen at the highly capacitive drain node of a Gilbert-cell-based VGA stage. The AGC loop also utilizes a switching architecture for the CMOS exponential function generator to increase the dB-linear control range. The paper is organized as follows. Section II reviews the existing high-speed VGA techniques and discusses the proposed VGA architecture and its building blocks from a systems perspective. Section III describes the details of the AGC circuit design including the core amplifier and the exponential function generator. Section IV presents the measurement results and finally conclusion is given in Section V. II. HIGH-SPEED VGA ARCHITECTURES Fig. 2 reviews the basic BW extension techniques and various gain control topologies for the VGA [1] , [2] , [7] - [9] . In general, the gain of any amplifier can be controlled by either controlling the transconductance (G m ) of the input devices or tuning the output resistance. The Gilbert cell offers an efficient method for controlling the transconductance (G m ) without disturbing the output common mode voltage or the small signal BW of the amplifier. However, because of the cross-coupled differential architecture, the output node of the Gilbert cell suffers from a high capacitive loading arising from the drain capacitance of the input transistors [M 1−4 in Fig. 2(a) ]. Inductive peaking can be used for BW extension of the VGA stage [1] . However, to meet a given group delay and peaking specifications, the high value of the output capacitance may necessitate a large on chip inductor that can increase the area overhead especially when cascaded stages of such amplifiers are used.
In order to relax the area BW tradeoff while using shuntpeaking techniques, active inductors are often used to resonate out the output capacitance by creating impedance peaking at the −3 dB frequency [7] , [10] . A typical implementation is shown in Fig. 2(b) , where the high-pass network composed of R 1 and C 1 bypasses the high frequency signal to the active load created by M 5 and M 8 . The output impedance at high-frequency peaks due to the positive feedback inside the active load, compensating for the loss of gain close to the −3 dB frequency. Although active inductors do not require a large area compared to their passive counterpart, they introduce extra noise, nonlinearity, and load capacitance of their own. Therefore, they are typically avoided in high-speed and low-noise applications. Moreover, the gain of this architecture is controlled by controlling the transconductance of the input transistors (M 1,2 ) in the triode region. This may introduce some nonlinearity for large input signals, especially at low gain settings [3] .
The speed of the VGA stage can also be increased by introducing peaking in the PAs rather than in the VGA itself [2] . As shown in Fig. 2(c) , the peaking in the PAs can compensate for the high-frequency VGA loss and generate a flat frequency response if the peaking frequency and the VGA −3 dB BW match. However, this is difficult to ensure in the presence of process and temperature variations and can result in intolerable peaking for cascaded stages of PAs. The resulting time domain jitter can be high, degrading both the eye opening and the BER performance of the AGC circuitry.
Two separate blocks for transconductance and transimpedance stages that can be tuned individually have been proposed for BW extension and gain control [8] . As shown in Fig. 2(d To achieve a constant BW for different gain settings, a Gilbert quad for gain tuning with a transimpedance load has been proposed in [9] [ Fig. 2(e) ]. The core amplifier of the transimpedance load uses a first-order common source stage. However, even if high-speed techniques are utilized, the BW of the core amplifier can be too small to sustain a high loop gain for the transimpedance stage such that R in,low [ Fig. 2(e) ] continues to be low for the highest frequency of interest.
A. Proposed Wideband CMOS VGA
The architecture of the proposed VGA is shown in Fig. 3 . The architecture can be divided into two stages, the variable transconductance stage and the transimpedance (TIA) stage. A folded Gilbert topology is used in the transconductance stage to ensure a constant BW and output common mode voltage, while offering a linear gain control characteristics for a wider variation of the control voltage (V ctrl ). To increase the BW, a third-order interleaved transimpedance load is employed to satisfy high-speed operation by maintaining a constant loop gain at high frequencies.
The TIA stage is composed of forward differential amplifiers (G(s)) and feedback gain stages (G f (s)) in an interleaved fashion. Using a single-pole approximation of the gain stages, G(s) and G f (s) can be expressed as [7] . (c) VGA with frequency peaked post amplifiers (PAs) for high-speed operation [2] . (d) VGA based on modified Cherry-Hooper gain cell with tunable feedback resistance [8] . (e) Current steering Gilbert quad with shunt-shunt feedback transimpedance load [9] . 
where I in represents the TIA input current generated by the G m stage and R D represents its open-loop resistive loading. It can be inferred from (1) and (2) that the entire VGA can be expressed as the cascade of a tunable G m stage, a shunt-shunt feedback TIA with a core gain K, a feedback resistance of R D and a PA of gain A v (Fig. 4) , where, as shown in Appendix A
It is obvious from Fig. 4 that the dc resistive loading at the output of the G m stage will be reduced by a factor of 1 +
, where G and G f represent the lowfrequency value of the forward and feedback gains G(s) and G f (s), respectively. For instance, a G = 2.2 and G f = 0.18 yield a dc value of K = 0.6, indicating that the BW can be extended by a factor of 1.6 assuming that the TIA load does not impose any BW limitation itself. A similar BW extension using a passive inductor in Fig. 2 [11] , which can be high for low-noise VGA stages with high linearity requirement.
If the G m -stage capacitive loading is comparable to the capacitive loading of the subsequent stages, then the BW extension factor of (1 + K) is not valid anymore since the core stage gain (K(s)) becomes frequency dependent in the frequency range of interest. To predict the behavior of the VGA stage in such cases, we analyze the transfer function (2) at high frequencies for a G m stage of capacitive loading C D0 = mC D , where m is a multiplicative factor. The entire transfer function can be expressed as shown in (5) . The BW of the architecture is evaluated by solving the following equation for ω −3dB : |A
Here, ω −3dB is the −3 dB BW and A VGA (0) is the dc gain. Fig. 5 plots the BW of the proposed architecture for different capacitive loadings of the G m stage using (5) . It can be seen from the figure that as active feedback vanishes (G f = 0), the BW for C D0 = C D reduces to that of n-cascaded first-order gain stages expressed as
where ω 0 is the BW of a single first-order gain stage and n = 6 for this design. It is obvious from Fig. 5 that as the feedback gain increases, the BW increases rapidly and the effect of a higher capacitive load can be easily compensated by an increased value of G f with negligible power penalty. However, this may come at the cost of reduced gain or loop phase margin [12] and increased peaking in the frequency response. An alternative solution to achieve high-speed VGA operation without using inductors would be to connect the Gilbert VGA stage to a high-speed PA as described in Fig. 2 The proposed architecture is expected to have wider BW as compared to Fig. 6 (b) for higher feedback gain (G f ) since, as shown in the first-order approximation equations in Fig. 6 , the main pole of the architecture increases with increasing G f . Simulation indeed shows that the BW of the two architectures is initially similar, but the proposed architecture offers higher BW as the feedback gain increases [ Fig. 7(a) ]. The gain peaking in Fig. 7(b) is calculated by solving for the maxima of the magnitude transfer function and the gain at the peaking frequency is normalized to the dc gain. It can be inferred from the figure that although the two architectures are comparable for lower values of G f , the peaking in the architecture with third-order PA can be high for higher feedback gain and BW, especially in the presence of process and temperature variations. Intuitively, this is because the third-order interleaved feedback stages, and the proposed G m stage/TIA combination, can be equivalently decomposed to two cascaded third-order stages, one having a drooping characteristics at high frequencies while the other has a peaking behavior [12] . Due to the mathematical relationship between the stage characteristics and the identical nature of the components, the droop compensates for the boost and the combined frequency response shows minimal overall peaking as compared to the configuration in Fig. 6(b) .
Since the proposed architecture employs interleaved feedback in the TIA load, its peaking performance will be similar to an architecture with third-order interleaved PAs [ Fig. 6(c) ]. However, intuitively it can be expected that the proposed architecture will again have higher BW compared to Fig. 6(c) for increased capacitive loading due to the transimpedance action. To quantify the effectiveness of the TIA loading in the proposed architecture, its BW is normalized to the BW of the configuration in Fig. 6(c) for different G m -stage capacitive loadings (m = C D0 /C D ) and feedback gain (G f ). As can be seen in Fig. 8 , the BW advantage decreases for low capacitive loading and feedback gain, since in both cases the two architectures become identical. However, the BW ratio increases with capacitive loading indicating that the speed of the proposed architecture is less affected by the G m -stage load capacitance. As the feedback gain increases for a fixed capacitive loading, on the other hand, the core gain of the transimpedance stage ("K" in Fig. 4) increases. This reduces the effective impedance seen at the high capacitance node, enhancing the BW further.
III. AGC CIRCUIT DESIGN
The architecture of the AGC chip is shown in Fig. 9 . The details of the individual blocks are given in the following sections.
A. dB-Linear VGA
As given in Section II-A, the proposed architecture can be divided into a transimpedance load and a linearly controllable transconductance stage. Moreover, the entire gain is linearly related to the transconductance. In order to achieve dB-linear variation of the entire gain, the control signal has to be predistorted exponentially. As shown in Fig. 10 , the G m stage can be implemented by controlling the tail current source (M 5 ,M 6 ) of the input stage in a folded Gilbert multiplier. A single-todifferential (S-D) converter circuit is utilized to convert the single-ended control input to differential gate control voltages for M 5, 6 . An offset adjust circuitry (M 9 ) is added to get rid of any offset arising from the S-D converter. The transconductance of the input stage can be expressed as are the tail current source and transconductance of the input pair (M 7,8 ) of the S-D converter, respectively, and n is the mirroring ratio. It can be observed from (8) that the gain is linearly controllable by the control voltage V C . Therefore, a separate exponential function generator is necessary to achieve the dB-linear operation.
B. CMOS Exponential Function Generator
Exponential function generators can be easily constructed in bipolar technologies using BJTs [2] , [7] , [16] . However, it is challenging to implement it in CMOS technologies because of the lack of intrinsic logarithmic devices operating in the saturation regime. Although parasitic BJTs [1] and subthreshold MOSFETs [5] have been utilized, their use is limited to certain applications due to their low-speed and large-noise contributions.
In a dB-linear VGA, the exponential gain control range has to be large as it defines the dynamic range of the VGA. Moreover, the range of the control input that maintains a certain dB-linear error also needs to be wide enough to avoid any control voltage resolution problem [14] . Several approximation methods to implement the exponential function exist that utilize the squarelaw behavior of MOSFETs in saturation [6] , [15] , [17] (Fig. 11) . The implementation in Fig. 11(a) uses second-order Taylor series expansion and current squarer circuits to realize the function with MOSFETs operating in the linear regime. As shown in Table I , the theoretical dynamic range for such approximation is limited and the dynamic range decreases further in submicron technologies due to the deviation from the square-law behavior. To increase the dynamic range, a pseudoexponential function can be implemented by tuning the transconductance of the input and diode connected load devices of a differential pair [ Fig. 11(b) ]. The tuning of load resistance in such configuration trades BW for gain and makes it a less attractive solution for constant BW applications. An efficient method for exponential gain control is to cascade several gain blocks with first-order control to achieve an overall approximation with wider dynamic range [ Fig. 11(c) ]. Although gain error compensation can be utilized to enhance the dynamic range further [14] , such implementation relies on cascading several large VGA stages that can limit the speed. Even with the use of optimization in piecewise approximation [ Fig. 11(d)] , the control dynamic range is still limited as shown in Table I . In this work, we implement a method offering higher control and dB-linear range for comparable polynomial order that takes advantage of the rational approximation of exponential functions [18] , [19] . An exponential function can be approximated by a rational expression and the coefficients can be calculated using the Taylor series expansion where
Here, P M (x) and Q N (x) are mth and nth-order polynomials, respectively, and the approximation converts to an asymptotic equality in the limit of m, n → ∞. Moreover, the approximation in (9) is centered around the origin, which means that the error decreases as x approaches "0." A general expression for the approximation can therefore be obtained by replacing the variable in (9) with (x − a), where x = a is the new center of approximation
The physical interpretation of (10) is that the center of approximation and therefore the approximation range can be shifted along either the positive or negative X-axis (depending Fig. 11 . Architectures for CMOS exponential function generation using square-law devices. (a) Taylor series expansion [6] . (b) Pseudoexponential function [13] . (c) Gain block multiplication [14] . (d) Optimized piecewise approximation [15] . on the sign of "a") and the entire approximation can be scaled by "e a " to match the original approximation [ Fig. 12(a) ]. In order to enhance both the control input and the dB-linear range, we can switch between the shifted curves at the reference point [x = 0 in Fig. 12(b) ] and a "0"-crossing detector can act as a switching circuit for implementing the combined function from the shifted approximations [ Fig. 12(c)] . A higher shifting value (a) will yield a larger approximation range, but at the expense of higher error at the switching instant. Therefore, a tradeoff analysis between the shifting value and the introduced error is necessary.
As an example, a second-order approximation (m, n = 2) with ∼5% error tolerance centered symmetrically around x = 0 can be expressed as [19] f (x) = x 2 + 6x + 12 After shifting and scaling (11) along both positive and negative X-axis as explained above and switching at x = 0, a dB-linearity enhancement factor of e 2a can be achieved. In order to restrict the relative approximation error below a certain value ( ) for the entire approximation range of 2(a + 2), the following nonlinear equation can be solved numerically for a and plotted as in Fig. 12(d) :
It can be observed from Fig. 12(d) that a shift value of ±2 will restrict the relative error at x = 0 below ∼5% and therefore yield a control input range of −4 < x < 4. It is worth noting that because of the symmetry of (11), the absolute error of the shifted curve at x = ±(a + 2) will be similar to that at x = 0. Table II shows the approximation functions for different values of polynomial order with a relative error less than ∼5%. As can be seen from the table, a higher order approximation would span a larger control and dB-linear range, but at the expense of higher implementation difficulty. As a compromise between complexity and introduced error, the second-order approximation (m, n = 2) is used for this design and a unique circuit that can generate quadratic functions in the current domain is proposed.
The shifted and scaled version of (11) for a = ±2 can be expressed respectively as 
The implementation of the numerator and denominator quadratic functions in (13) and (14) typically requires bulky squarer/multiplier circuits that add complexity to the design. It is, however, possible to utilize simple diode connected CMOS [19] . pairs and proper current mirroring to implement the functions. In order to arrive at such an implementable form, we substitute x = 4I c /I o in (13) and (14) , and rearrange to get [19] 
where I c is the control current and I o /4 is a scaling factor such that the combined function [after switching from (15) to (16) at I c = 0] spans for a control current range of −I o < I c < I o . The detailed architecture for implementing the proposed switched rational approximation is shown in Fig. 13(a) . In order to realize the approximation functions in the current domain, the error voltage generated by the integrator in Fig. 9 (a) is first converted to a control current (I c ) by a voltage-to-current (V/I) converter. The control current (I c ) is then utilized to generate two sets of numerator and denominator currents and a "0"-crossing detector routes the appropriate set of currents to the current ratio generator. As an example, Fig. 13(b) shows the schematic for implementing I den2 , where it is assumed that the transconductance coefficients of the PMOS and NMOS are equal (β n = β p = k). By writing
, where V tn and V tp are the NMOS and PMOS threshold voltages, respectively, the drain currents of M p1 and M n1 [ Fig. 13(b) [19] . These currents can later be mirrored to a current adder circuit to be combined with the linear and constant terms and the final quadratic current can be switched by the output (V SW ) of the "0"-crossing detector [ Fig. 13(b) ]. 
C. V-I Converter and Zero-Crossing Detector
The V-I converter is based on the linear voltage-controlled current principle as described in [20] [ Fig. 14(a) ]. Assuming that the same transconductance coefficient (β n ) for M n,1−3 and following the CMOS square-law relationship, the control current can be derived as
where I p1 and I p3 indicate the drain current of M p1 and M p3 , respectively, and V tn is the NMOS threshold voltage. It is expected from (17) that the control current will assume a nominal value of "0" for a control voltage
The "0"-crossing detector is realized by again using the diode-connected CMOS pair as shown in Fig. 14(b) [15] . It can be shown that given the CMOS transconductance coefficients are equal and input current (I c ) is zero, the input voltage (V C ) of the CMOS diode-connected pair is equal to the tripping voltage of a CMOS inverter. Therefore, a complementary switching logic can be generated to detect the "0"-crossing of the control current by the cascade of such a diode-connected pair and two CMOS inverters [ Fig. 14(b) ]. 
D. Current Ratio Generator
The final step toward realizing the exponential function is to find the current ratio. To preserve the accuracy of the approximation in actual implementation, a current ratio generator circuit [ Fig. 14(c) ] with high linearity and dynamic range is necessary.
Conventional current ratio circuits utilize a CMOS diodeconnected pair [M n1 , M p1 in Fig. 15(a) ] cascaded to a triode NMOS (M n2,Triode ) to generate a voltage-controlled resistor inversely proportional to the input denominator current (I den ) [19] , [21] . The numerator current I num flows through the resistor and generates an output voltage (V o ) roughly proportional to the current ratio (I num /I den ). Assuming that the transconductance coefficients of all the devices in Fig. 15(a) are equal (K n = K p = K), the output voltage can be derived as
where V A = V DD − |V Tp | − V Tn , V Tn , and V Tp are the threshold voltages of the NMOS and PMOS device, respectively, and V DD is the supply voltage. It can be observed from (18) that V o is a nonlinear function of the current ratio (I num /I den ), especially at the edges of the dynamic range when either the denominator current is low or the output voltage (V o ) is high.
In order to remove the nonlinear term (V o /2) in (18), a feedback network is constructed, that senses the output voltage (V o ), level shifts it and creates a correction current (I p3 ) that increases as V o increases [22] . If this current is fed to the diode pair, the gate-source voltage of M 4,Triode (V 1 ) increases in proportion to V o and with proper ratio of device dimensions, the nonlinear terms can be canceled. A fixed current (I n3 ) can be subtracted to remove the constant terms [ Fig. 15(b) ]. Assuming that the transconductance coefficients of all the devices (except M n3 and M p3 ) in Fig. 15(b) are equal (K), I p3 and I n3 can be derived as
where m = K p3 /K, n = K n3 /K, K p3 , and K n3 are the transconductance coefficients of M p3 and M n3 , respectively. After adding I n3 and I p3 to the input current (I den ) and ignoring higher order terms, V 1 can be derived in closed loop as
where it is assumed for simplicity that |V Tp | = V Tn . A design choice of m = 2 and n = 6 yields a closed-loop output voltage proportional to the current ratio
The normalized simulation results of the current ratio circuits with and without the proposed linearity correction block is shown in Fig. 16 . Although two circuits behave linearly for lower values of the current ratio, the effectiveness of the proposed correction block becomes apparent as the ratio increases. The stability of the loop was confirmed by designing for a loop gain less than unity even for the highest current ratio at different corners. In practice, m and n have to be adjusted to ensure that all the transistors (except M 4,Triode ) operate in the saturation regime. Table I compares the control input range of different approximation methods achievable using VGA stage(s) cascaded to an exponential function generator. It can be seen from the table that the proposed switched rational approximation method offers the highest theoretical dynamic range while employing a novel CMOS quadratic function generator for simple implementation of the functions in the current domain. The gain control mechanism of a dB-linear system can be severely hampered by circuit mismatches and PVT variations. The exponential function generator is the main contributor of gain error since it controls the dB linearity of an otherwise linear VGA. In order to verify the robustness of the proposed exponential function generator, both PVT and Monte Carlo simulations are conducted. Fig. 17(a) and (b) plots the simulated dB-linear performance and dB-linear error of the exponential voltage generator, respectively, for different process corners and temperatures. It can be seen from the figures that the error is mostly within ±1 dB around nominal operating conditions (TT, 27
• C) and low temperature settings over a wide control range of ∼40 dB. The small increase in the error at higher temperatures and different process corners can be due to the deviation of NMOS and PMOS transconductance coefficients relative to each other, the equality of which was a design assumption. The mismatch simulation results in Fig. 17(c) and (d) also indicate that the proposed method of current ratio is robust against such variations, showing only a standard deviation of 0.58 dB in gain variations [ Fig. 17(c) ] and an average dB-linearity error of 1.5 dB [ Fig. 17(d) ].
E. Offset-Cancellation Loop
The entire architecture of the chip is shown in Fig. 9(a) . To compensate for the loss in the 50 Ω f T -doubler buffer, three-stage third-order interleaved TIA load was used for higher gain. An offset-cancellation network (OCN) is also utilized to cancel the offset arising from the mismatch between the differential pairs in the actual implementation. The low-frequency gain of the entire amplifier with OCN can be expressed as
where A V is the dc gain of the core VGA stage, A F is the feedback gain, and ω 0 is the cutoff frequency of the feedback network. It can be observed from (23) that a higher dc rejection requires a lower value of ω 0 to maintain the same lower cutoff frequency of the entire amplifier. Therefore, to achieve a lower ω 0 without increasing the chip area, Miller capacitors were utilized in the feedback network. A source coupled (SC) pair is used for peak detection (PD) in the AGC loop. Since SC pairs have nonlinear relationship between the output voltage and the input amplitude, a correction block similar to [2] converter (Fig. 9 ) that can be expressed as
where G m /C is the integrator gain and V dci is the output dc voltage of the integrator. The capacitor (C) is placed off chip to have a control over the loop settling time and to reduce chip area.
IV. MEASUREMENT RESULTS
The AGC circuit shown in Fig. 9(a) is fabricated in IBM 0.13 µm CMOS technology. Fig. 18(a) shows the chip micrograph. The active area occupies only 0.4 mm 2 because of the absence of on-chip inductors. Several test pads were included for characterization purposes and the entire area including the pad structure is 1.07 mm 2 . The AGC circuit excluding the f T -doubler output buffer consumes 50 mW from a 1.2 V power supply. The ac and transient measurements were conducted using a high-speed I/O probing while the low-speed AGC loop and dc supply connections were established on the printed circuit board (PCB).
The measured gain versus control voltage at the input of the exponential function generator is shown in Fig. 18(b) . The gain is measured using a 500 MHz input tone from a signal generator (Agilent E8257D) and a spectrum analyzer (PXA-N9030A). A linear-in-dB gain of 40 dB (−15 to 25 dB) is observed in the measurements. The VGA maintains a linearity error less than ±1 dB over the 40 dB gain control range. The gain error increases to ∼1 dB at around V C = 0.55 V and can be explained as follows: the control current (I C ) to the exponential generator assumes a value of "0" when the control voltage (V C ) of the V/I converter [ Fig. 14(a) ] crosses 0.55 V (by design). Since the switching logic triggers and consequently the approximation function shifts when the control input (I C ) crosses "0" [ Fig. 12(b) and (c) ], a theoretical error of ±5% (±0.42 dB) is expected at this point. The deviation of the measured error from the theoretical value can be attributed to the nonideal current mirroring within the quadratic function generators [ Fig. 13(b) ] and various circuit offsets at the switching instant.
The measured bit error rate for different input peak-to-peak voltage is plotted in Fig. 18(c) . Fig. 18(d)-(e) shows the measured single-ended eye diagrams of the circuit when the AGC loop is closed in response to 10 Gbps 2 31 − 1 PRBS input from a PRBS generator (Agilent JBERT-N4903B). It can be observed from the figures that the AGC maintains a pear-to-peak jitter less than 44 ps and BER <10 −12 for an input dynamic range of 24 dB (15-240 mV). The reduction of the AGC dynamic range to 24 dB as compared to the dynamic range of the VGA (∼40 dB) can be due to the nonlinearity arising from the rest of the circuitry in the AGC loop, i.e., the peak detector and integrator. Moreover, the higher input jitter for larger input (240 mV) comes potentially from the nonlinear operation of the input differential pairs and the resulting AM-to-PM conversion [3] . The measured output swing of the AGC for different input excitations is plotted in Fig. 19 . As can be seen from the figure, the AGC remains inactive at lower input voltages and the output swing increases with the input amplitude. For input swings from 15 mv pp to ∼240 mv pp , the AGC maintains a single-ended peak-to-peak output of ∼180 mV with about ±0.5 dB variation (169-191 mV). The small deviation of ±0.5 dB in the output swing could be due to the loop gain variation of the AGC as the VGA control curve passes through the 0 dB point when the gain error is highest [ Fig. 18(b) ].
The frequency response of the VGA is measured using Anritsu-37397C vector network analyzer (VNA). Fig. 20 shows the measured forward transmission coefficients of the VGA for different control voltages, indicating a gain independent BW of ∼5 GHz. The experimental result of the exponential generator for different supply voltages and temperatures is shown in Fig. 21 . It can be observed from Fig. 21(a)-(c) that the exponential function generator maintains a dB-linear range of ∼40 dB for different ranges of the control voltage (V C ) depending on the supply voltage. The measured dB-linearity error for typical and worst case corners is plotted in Fig. 21(d) . This figure indicates that the highest dB-linear error is ±2 dB while the nominal error is only ±1 dB, as also observed in Fig. 18(b) . Table III compares the performance of the VGA and AGC circuit with prior works having high-speed operation. As can be seen from the table, the proposed AGC has an equal speed to [1] , without the use of area consuming on-chip inductors. Moreover, the proposed VGA circuit achieves a frequency response without peaking compared to previous inductorless implementations with similar BW performance [2] . The highest gain-BW product of the chip is low compared to the previous works, but could be improved by increasing the number of stages, since the BW of third-order amplifiers do not decrease as rapidly as gain increases because of cascading. The work achieves comparable dB-linear gain control range to previous single-stage VGA implementations without using parasitic BJTs or subthreshold CMOS that are typically avoided in highspeed, low-noise applications. Although, the jitter performance of the chip significantly improves for lower order PRBS patterns, a PRBS order of 2 31 − 1 is chosen for this work to cover a wider application scenario.
V. CONCLUSION
In this work, a high-speed VGA architecture with a novel dB-linear gain control technique is proposed. The architecture eliminates the need of area consuming inductors and noisy parasitic BJTs in high-speed CMOS AGC circuits. Using the proposed technique, an inductorless 10 Gb/s AGC circuit is demonstrated in 0.13 µm-CMOS technology. A dB-linear gain control range of 40 dB is achieved using only one VGA stage cascaded to an exponential function generator. Moreover, a linear current ratio generator is proposed that can be utilized to implement rational functions in the current domain with a high dynamic range. The AGC circuit achieves a data rate of 10 Gb/s, maintaining a BER less than 10 −12 and a peak-to-peak jitter of 44 ps. According to the authors' knowledge, this is the highest reported data rate of inductorless CMOS AGC to date. The proposed VGA techniques hold strong potential for low-cost, high-speed applications including 10 Gbps Ethernet, fiber optic receiver, and mm-wave imaging systems.
APPENDIX A MODELING OF TRANSIMPEDANCE GAIN
The transimpedance loading in Fig. 3 modifies the impedance seen at the output of the G m stage and affects the overall performance of the VGA stage. Given the interleaving nature of the TIA load, the relationship of the effective loop gain and the impedance modification factor to the design parameters has to be analyzed. In this Appendix, the input impedance and transimpedance gain of the TIA load appearing in (1) and (2) are derived to explain the equivalent model shown in Fig. 4 .
Consider the low frequency, single-ended counterpart of the TIA load in Fig. 22(a) , where the components (G mf and R D ) of the first feedback stage (G f ) are shown to clarify the derivation. The input current from the G m stage is denoted as I in and I f is the feedback current drawn by G mf .
In order to express V 1 and V out in terms of I in , V 2 and V 3 could be written as
Solving (25) and (26) and noting that V 3 = Vout G would result in
Since, I in = I f +
V1 RD
and G f = G mf R D , the lowfrequency input impedance and transimpedance can therefore be derived using (27) and (28) as
Intuitively, the TIA load can be modeled as in Fig. 22(b) , where K =
is the effective loop gain that reduces the otherwise high input impedance (R D ) seen at V 1 . The first stage in Fig. 22(b) looks similar to a conventional SSFB-TIA and from its typical transimpedance equation and the transimpedance of the overall stage itself, A v can be derived as
